Design and implementation of a QPSK demodulator using a central tendency technique
Article Sidebar
Main Article Content
Abstract
This paper describes a quadrature phase shift keying (QPSK) demodulator. The digital demodulator is based on the median for recovering data bits. The results showed that the median technique reduces complexity. The modulator consists of two different techniques: direct digital synthesis technique (DDS) and stored phases in read-only memories. These techniques were compared to probe the efficiency using parameters such as power consumption and the number of used elements. The modulator based on the memories is optimal. The modulator and demodulator were designed in VHDL language and were implemented in a Virtex-5 board from Xilinx.
Downloads
Article Details
Section
This work is licensed under a Creative Commons Attribution 4.0 International License.
Authors who publish in this journal agree to the following terms: Authors retain the copyright and guarantee the journal the right to be the first publication of the work, as well as, licensed under a Creative Commons Attribution License that allows others share the work with an acknowledgment of the authorship of the work and the initial publication in this journal. Authors may separately establish additional agreements for the non-exclusive distribution of the version of the work published in the journal (for example, placing it in an institutional repository or publishing it in a book), with acknowledgment of its initial publication in this journal. Authors are allowed and encouraged to disseminate their work electronically (for example, in institutional repositories or on their own website) before and during the submission process, as it may lead to productive exchanges as well as further citation earliest and oldest of published works.